The capacitor has become the dominant passive component for analog circuits designed in standard CMOS processes. Thus, capacitor matching is a primary factor in determining the precision of many analog circuit techniques. In this paper, we present experimental measurements of the mismatch between square capacitors ranging in size from 6 pm x 6 pm to 20 pm x 20 pm fabricated in a standard 2 pm double-poly CMOS process available through MOSIS. For a size of 6 pm x 6 pm, we have found that those capacitors that fell within one standard deviation of the mean matched to better than 1%. For the 20 p m x 20 p m size, we observed that those capacitors that fell within 1 standard deviation of the mean matched to about 0.2%. Finally, we observed the effect of nonidentical surrounds on capacitor matching.
INTRODUCTION
As analog circuits have been integrated with digital circuits on CMOS chips, the capacitor has come to dominate analog circuit design. In many ca.ses, resistors are unavailable in CMOS processes, and inductors are generally unattractive for use in the design of all but RF or microwave circuits. As a result, many analog circuits rely on capacitor matching to achieve high accuracy; these include switched capacitor filters [l] , many D/A and A/D converters [2], [3] , and precision gain amplifiers [4] . A recent study [5] indicated that one can obtain capacitor ratios that match to better than 0.1% by interleaving identical capacitors, each between 20 pm and 40 pm on a side, and connecting them in clever alternating patterns. This technique is well suited to situations in which a relatively small number of highprecision analog circuits is required on a single VLSI chip. However, as the integration density of analog circuits increases [6] , smaller cell sizes will prohibit the use of such techniques. Consequently, the question of how well small capacitors can be expected to match arises.
To begin to answer this question, we fabricated linear arrays of square capacitors, ranging in size from 6 p m x 6 p m to 20 pm x 20 pm, in a standard 2 pm double-poly process available through MOSIS. We measured the resulting mismatch in capacitance as a function of side length. In section 2, we describe the experimental procedure that we used to measure the capacitance mismatch. In section 3, we present the results of the study. In section 4, we discuss these results. [7] operating in the subthreshold region [8] , using the experimental setup depicted in Fig. 1 . A vMOS transistor is a floating-gate MOS transistor with multiple control gates that capacitively couple into the floating gate, establishing the floating gate's voltage via a capacitive divider. For present purposes, the drain current of a saturated subthreshold vMOS transistor with grounded source and fixed drain is given by where 10 is the subthreshold pre-exponential current factor, IE is the back-gate coefficient, Q is the net char e stored on the floating gate, UT is the thermal voltage ( T ) , CT is the total capacitance "seen" by the floating gate, Ci is the capacitance of the ith control gate, and V, is the voltage of the zth control gate. If all but the zth control gate are held fixed at some constant voltage, VCOnSt, and Id is measured while vi is swept, then the transistor's I/V curve will have the form gate, C,. All the control gates were designed to be nominally identical. We successively swept each control-gate voltage in turn, while measuring the drain current over the same range of currents; the mismatch in the slopes of the resulting exponential I/V curves directly gives the mismatch in the coupling capacitances.
EXPERIMENTAL METHOD
A chip with eight 25-input vMOS transistors was fabricated in the ORBIT 2pm double-poly n-well CMOS process available through MOSIS. The control gates of each vMOS transistor were identically drawn squares arranged in a linear array. The first vMOS transistor's control gates were 6 p m x 6 p m . The second vMOS transistor's control gates were 8 p m x 8 p m , and so on in 2 p m increments up to 20pm x 20pm for the control gates of the eighth vMOS transitor. For each of the four chips, we swept each control gate of each vMOS transistor from ground to 5 V in 100 mV increments while measuring the drain current. We extracted the slopes of the resulting exonential I/V characteristics by linear regression and statistically analyzed the distributions of the slopes.
EXPERIMENTAL RESULTS
We normalized each of the slope distributions (i.e., for each capacitor size and for each chip) to have a mean of unity by dividing each by its sample mean. We call the resulting normalized quantities relative capacitances. We pooled the relative-capacitance distributions from the four chips tested. Figure 2 shows the relative-capacitance distribution for the 6 pm x 6 p m capacitors. Figure 3 shows the relativecapacitance distribution for the 20 p m x 20 p m capacitors. Figures 2(a) and 3(a) show relative capacitance as a function of position in the array for the 6 p m and 20pm cases, respectively. Note that the capacitors on the ends of the arrays are systematically lower than are the rest (almost 2% in the 6 p m case, and 0.5% in the 20 pm case). We observed this trend for all capacitor sizes tested. The capacitors on the ends of each array have only one neighbor, whereas all the rest have two. These data corroborate the well-known fact that one can improve matching by using identical surrounds [9] , and suggest that we can markedly improve the matching of small capacitors by adding dummy capacitors where needed. Figures 2(b) and 3(b) show histograms of relative capacitance for the 6 p m and 20pm cases, respectively.
Finally, we computed the coefficient of variation (defined as the ratio of the standard deviation of a distribution divided by the distribuition's mean) for each capacitor size; the data are plotted as a function of drawn side length in Fig. 4. 
CONCLUSION
We have presented experimental measurements of the mismatch between square capacitors ranging in size from 6 p m x 6 p m to 20 p m x 20 pm, fabricated in the ORBIT 2 p m double-poly n-well CMOS process available through MOSIS. For a size of 6 p m x 6 pm, we found that those capacitors that fell within 1 standard deviation of the mean matched to better than 1%, with a worst case of 4%. For the 20pm x 20pm size, we observed that those capacitors that fell within 1 standard deviation of the mean matched to 0.2%, with a worst case of 1%. Finally, we observed the effect of nonidentical surrounds on the matching of small capacitors. Our data indicate that one can construct analog circuits with reasonably accurate (e.g., to l% or better) characteristics using small capacitors by the use of dummy capacitors in suitable places. 
